{"id":212,"date":"2014-10-14T14:01:48","date_gmt":"2014-10-14T14:01:48","guid":{"rendered":"http:\/\/asics.ws\/v6\/?page_id=212"},"modified":"2014-10-15T05:32:10","modified_gmt":"2014-10-15T05:32:10","slug":"in-the-press","status":"publish","type":"page","link":"https:\/\/asics.ws\/v6\/in-the-press\/","title":{"rendered":"In The Press"},"content":{"rendered":"","protected":false},"excerpt":{"rendered":"","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"open","ping_status":"open","template":"thepress-template.php","meta":[],"acf":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v19.3 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>In The Press - ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/asics.ws\/v6\/in-the-press\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"In The Press - ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-\" \/>\n<meta property=\"og:url\" content=\"https:\/\/asics.ws\/v6\/in-the-press\/\" \/>\n<meta property=\"og:site_name\" content=\"ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-\" \/>\n<meta property=\"article:modified_time\" content=\"2014-10-15T05:32:10+00:00\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebSite\",\"@id\":\"http:\/\/asics.ws\/v6\/#website\",\"url\":\"http:\/\/asics.ws\/v6\/\",\"name\":\"ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-\",\"description\":\"ASICS and FPGA IP Cores, and Design, Verification and Synthesis services\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"http:\/\/asics.ws\/v6\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/asics.ws\/v6\/in-the-press\/\",\"url\":\"https:\/\/asics.ws\/v6\/in-the-press\/\",\"name\":\"In The Press - ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-\",\"isPartOf\":{\"@id\":\"http:\/\/asics.ws\/v6\/#website\"},\"datePublished\":\"2014-10-14T14:01:48+00:00\",\"dateModified\":\"2014-10-15T05:32:10+00:00\",\"breadcrumb\":{\"@id\":\"https:\/\/asics.ws\/v6\/in-the-press\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/asics.ws\/v6\/in-the-press\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/asics.ws\/v6\/in-the-press\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"http:\/\/asics.ws\/v6\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"In The Press\"}]}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"In The Press - ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/asics.ws\/v6\/in-the-press\/","og_locale":"en_US","og_type":"article","og_title":"In The Press - ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-","og_url":"https:\/\/asics.ws\/v6\/in-the-press\/","og_site_name":"ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-","article_modified_time":"2014-10-15T05:32:10+00:00","schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebSite","@id":"http:\/\/asics.ws\/v6\/#website","url":"http:\/\/asics.ws\/v6\/","name":"ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-","description":"ASICS and FPGA IP Cores, and Design, Verification and Synthesis services","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"http:\/\/asics.ws\/v6\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/asics.ws\/v6\/in-the-press\/","url":"https:\/\/asics.ws\/v6\/in-the-press\/","name":"In The Press - ASICS.ws - Your Partner for IP Cores, ASIC\/FPGA Design, Synthesis and Verification-","isPartOf":{"@id":"http:\/\/asics.ws\/v6\/#website"},"datePublished":"2014-10-14T14:01:48+00:00","dateModified":"2014-10-15T05:32:10+00:00","breadcrumb":{"@id":"https:\/\/asics.ws\/v6\/in-the-press\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/asics.ws\/v6\/in-the-press\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/asics.ws\/v6\/in-the-press\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"http:\/\/asics.ws\/v6\/"},{"@type":"ListItem","position":2,"name":"In The Press"}]}]}},"_links":{"self":[{"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/pages\/212"}],"collection":[{"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/comments?post=212"}],"version-history":[{"count":1,"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/pages\/212\/revisions"}],"predecessor-version":[{"id":213,"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/pages\/212\/revisions\/213"}],"wp:attachment":[{"href":"https:\/\/asics.ws\/v6\/wp-json\/wp\/v2\/media?parent=212"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}