

ARCHITECTURE (CONT.)

MCU Interfaces

The USB 2.0 OTG IP Core features two WISHBONE interfaces, which can be easily adapted to AMBA AHB bus interface with our WISHBONE/AMBA bridge.

The Slave Interface is used to access all core internal registers.

The Master Interface allows the USB 2.0 OTG IP Core to share the system memory for buffering data. It is also used to store Transfer Descriptors when operating in Host Mode.

Buffer Memory

The USB 2.0 OTG IP Core does not need dedicated

buffer memory. It's WISHONE Master Interface and the internal DMA engine allow it to share the SoC's main memory for its buffers. Optionally we can also provide a WISHBONE bridge to attach standard dedicated SRAM.

The Host Controller block is active when the USB OTG IP core operates in a OTG host mode. In this mode it can control USB peripherals that are attached to it. It provides full support for session request and host negotiation protocols.

VERIFICATION

The USB 2.0 OTG IP Core comes with an elaborate test bench that demonstrates the usage and programming of the USB 2.0 OTG IP Core.

SIZE AND SPEED

Sample synthesis results for an implementation with 4 endpoints.

<i>Technology</i>	<i>Gate Count</i>	<i>Operating Frequency</i>
UMC 0.18u	40K Gates	60MHz PHY, >200MHz WISHBONE
Xilinx Vertex 2 1000 -5	4185 LUTs (40%)	60MHz PHY, >110MHz WISHBONE
Altera Stratix 2 EP2S90 -4	7515 ATOMs (10%)	60MHz PHY, >130 MHz WISHBONE


These synthesis results are provided for reference only. Please contact us for estimates for your application.

All ASICS World Services, LTD. IP Cores now support the following buses:


✓AHB ✓OCP ✓OPB ✓PLB ✓AVALON ✓WISHBONE ✓CUSTOM

System Configuration Examples

1) Default configuration, raw UTMI L2+ interface



2) FS Only configuration with ASSP OTG Transceivers



3) ULPI PHY Interface Configuration

